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This paper will discuss tho motivations and history of dnttt bnso 
design for desi9n automation. Tlw objectives of u:d 11!1 a dnta 
base for VLSI design are outlined and the aspocts of mnt·gi ng tho 
logical and physical data for a VLSI design aro proposed. A 
hierarchical data haso structure and model is presented and 
typical data examples of logical and physical VLSI data arc 
mapped into this structure. 
1.0 Introduction 
The issue of data base design for VI.SI is of parnmount 
importance. The success of how well dnsiQncrs cau model, 
describe and capture the logical and physical data fot· n c:ompJ(!X 
chip design will, in part, he mensure\1 by the cost nnd speed o.f 
producing new designs 1n the mnrl<ct place. Comp·anjes doill!J VLSI 
design will place more emphasis on how fast a product cnn he 
brought into the market place to produce n competitive udvantagu. 
A well structured design data base will help in achieving this 
goal. 
2.0 Data llase Systems and Definitions 
Considerable effort was npp1ied to the data base problem in the 
mid 60's by thn Con fc renee on Data Sys l(!nt!i Lnnfl unne s ( COili\SYL) . 
Work began in 1065 to define the problems nud a drnft or the work 
was completed in lOGO. Some of the early llnta lwso syslr:ms were 
plagued with effjcicncy problnms nnd lock nf capnhility nnd it 
wasn't until the enr1y 70's lhat most computer mnnufnclut·nrs were 
o££cring rclinh1e nnMS as part of their system softwurn. Table 
1 charts soma of the more common OU~IS ns of function of 1.l1e timo 
they woro introduced. [1] 
Ho:o;t early DrHIS wer<: orr~ani?.nd around either 11 sequential or 
t.reo (hJet·archical) slruclurn bul more r<:cr.nlly both nf!twot·k nnd 
relational data bases huvu l.Jecu proposed mul implemented. Finure 
1 indicntes tho four basi<: types of rlaln structures. S(lqucntinl 
structures consist of records li nkcu t0!1ethnr by forwnrd and 
backward pointers to facilitate tracing from ono record to 
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another. Those records wore often sorted. on a basic key item 
which allowed rnpid lookup techniques such as hinnr·y senrc:h. 
Hasl1inn schemes wore ofton employed to store actual records on 
magnetic disk in specific panes or senments. Tree struc tures 
were used when data organi~nlionns dictated a node, l>rnuc:lt, nnd 
lear hierarchy with a Lop down mode of access. Network 
structu1·es allowed access from nny nodo to any othor noel!: in the 
networl~ and !JilVo tho odv;mtilfiOS of a troo and sequential 
structure . Recent datil hasn devolopmr.nts have soon the 
introduction of reliltJonnl structures. Individual rolntions cnu 
have bnsic operations such ns join, union, intorsec:tion, nnd 
projection performed on them to yield new relations. The new 
rolations can bo orfJanizod to fncilitntc n pnrtic ul ;lr program's 
operation. Relational datil bnses offer flexibility nt tho cost 
of efficiency in organizing tho clota. 
Each type of data base structure must be analy ~cd against 
the task to bo performed . No one structure is h est. for all 
problems olthOU!Jh in VI.SI tlesi!Jn nutomntion tasks, tho tree and 
relational structures appoor promi si ng. 
3 . 0 Objectives and Motivations of a VLSI Data Dase 
Tho need for n VLSI data hnso is shown by tho incrensed 
impertnnce VJ.SI circuit design is Laking i.n tho eur~ inoerlnr~ 
c.ommunity. A desi~H rovolutiofl is untleJ' \HlY whore Ju o 1·c <!i~ital 
computer system functions arc IJein!l incorporntcd .into VL!-;1 c hips, 
with tho end goal of hnvinn complete systems ou one chip . We arc 
o 1 r e n d y a t t h i s s t a g c w i t h t h c i n t r o d u c t i on o f m i c r o p J' o c e s s o ,. s o n 
a chip and tho future indicntcs oven more single chip s yste ms 
which incorpornte more memory illld control loglc. Tod;1y':> syste m 
chips rnngc in si z e hctween the 10K to 30K device (Lrnu s ister) 
category with indications of chips appronching lOOK cl~vic~s in o 
few years. To IJo aiJJo to work with thi s numbr.r of cll!vices, 
designers will need now data bases to aid in tho organi :.:olion and 
hierarchical top down structuring of VLSI chip llcsigns. 
Tho i"ollowing parngrnphs outline severa l mnjor ob,jectives of a 
VLSJ llnta baso, somo of which will be essential even in an 
experimental design system. 
1 . II i e r arc h i c n 1 S t r u c t u ,. e 
To be ei"fective in reducing th e ilmount of dcsi!]n tlata to a 
minimum, tho design . must be hicrarchicnl.ly broken clown into 
smaller and smaller cells which arc complete unto thc:ms elvcs. 
The word complete in this sense means complete in t e rms o.f 
containing all logical and phy~icnl datn which rnprc:sc!nt the 
cell. No additional datil s hould he necdf'ld to carry out tho VI.SI 
DA design process in tot·m s of simulation, p;trtitioning, 
interconnection, des ign rule chccki ng o r Jnask fal>r ication. 
2. Manipulate Lnrge Chips 
COMPUTER-AIDED DESIGN SESSION 
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Tho data haso should be r.apnhln of nwnipulatinfJ one or more chips 
with dnyice numbers approaching 1 million . It is inlca·cstillfl to 
noto how lll«llY lovnls in n hiea·archir.al dP.si!ln nro unndr.rt to 
nchievc n 1 million dnvico chip. for discussion purposes J will 
choose a hypothetical dcsJr~n with !i levels ns dnpi.ctctl in Tnhle 
2. Level 1 is the highnst level cnll, tho :;yslem chip, nnd level 
5 is the lowest level, tho primitive cells . I.ooldnfl i\t the 
number of typicnl suhcclls/lcvr.l nncl the typi cnl nun1her of 
devices/cell wr. sec that chips between lOOK and .<L5~1 dnvices cnn 
easily be achieved in 5 love's of hiernrchy. This number or 
levels is consistent with the number of JcvP.ls used in industry 
to achieve the present day chips. The data base sl1ould not be 
limited in levels, but we do not expect to sec 20 levels in tho 
hierarchy, more typically 4-10. 
3. Simple to Usc 
The datn base should be simple to usc both by tho user nnd tho 
applications programmer. Two sub-objectives could bo considered. 
A. Using tho Data llnsc Directly 
This objective could ho dosirnblc as each function pro!Jram would 
then not hnve to build a run time clata l>asc by cxtrnc:tinfJ dntn 
from tho data l>ase hut could usc the datn hnse di1·nctJy. Whether 
this is practical will he det.enlincd by the requirement!; or cnch 
function and how it maps to the data base structure. ~linimum 
data redundancy would bo achieved using this method. 
D. Using the Oata nasc as u Repository for nntn Only 
This objective would mean each applicntion pronrom would extract 
its data from the datn bnsc nt run time, huJld its own intcrnnl 
dntB hnsc for run tirno efficiency and then deposit any new clnta 
back into the data base at run coJnpletion. This method would 
create data rodundaucy by tho application profjram out would 
ochievo greater run-time efficiency duo to tho l>uilding of 
special run-time data structures. 
4. Non-redundant Data Storage 
The datn base should store cnch datn i tom only onc:n in a 
hierarchical fashion to reduc:e data stornnc. J>uplic:ati.on of data 
will occur in the data base if it is uesirahlc to. mnke nxplicit 
data item links botwcon data sut records rather than usu J'ccord 
pointers. Somo data sots will usc ordered sets for ~asl look-up 
purposes. This technique is trades speed of acc:css for data 
storage but is well justified if rapid data retrieval is 
necessary. 
5. Multiple User Access with Sucurity Protection 
Tho doto bnso should bu accessible by many users at ono timo. 
279 
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TABU: # 2 
SAt~LE CHIP HIERARCHICAL DESIGN LEVELS 
POSSIBLE RANGE OF 
MODULE SUB MODULES/ DEVICES/ TYPICAL TOTAL TYPICAL NmiBER TYPICAL 
LEVEL# DESCRIPTION LEVEL SUB~·lODULE DZVICES/!UODULE SDB:WDULES / LEV'EL :.!ODUL'SS 
1 Highest Chip (System) 5 - 50 4K - lOOK lOOK - 2.5!4 25 1 
2 Blocks (Pro- .. 5 - 20 400 - lOK 4000 - lOOK 10 25 
cessor memory) 
3 .functions .· 5 - 20 20 - 500 t 400. - lOK 20 10 
(Adders, Counters) 
4 Cells (4 Bit 5 - 50 2 - so· 20 - 500 10 20 
·slice, PLA) 
5 Lowest Primitive (Group - - 2 - 50 - 10 
o! gates) 
Note: Each lowe~ level ~epresents the sub~odules o! the level above: i.e. Level 1 (Chips) will 
have typically 5 - 50 sub~odule blocks. 
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Most DOHS allow this :feature hut cnre must be taken to secure any 
cell within the data l.Jase that is cur1·ently being upclalt!ll by a 
user. lf this is not done, thnn control over the cells and data 
items is lost and consistent results cannot be insured. 
6. Audit/Recovery 
Audit and recovery is a major factor in a production dat.n hose to 
guarantee that data is not lost or destroy(!O . To impl<:mnul these 
features without a software dntn milnil!Jemont system would hn very 
difricult. A reasonable alternative is to copy all files at 
prescribed intervals for back-up. 
7. Updato of Data 
Eoch data set record cnn he nssionnd n start and stop revision to 
allow updnto control. Update control is vital to lrnck a 
design's history. 
4.0 A Logical and Physical Data Hodel 
The key to whether a dntn base cnn service a VLSI OA sy!>tcm is 
how simple, yet general, is its model of the logicill and physical 
system. This section will outline a system model ns wnll ns 
propose a data base structure. Terms relntnd to the data base 
structure and estimates of the size of tho data base J'nc:o1·ds ror 
each data sot will also be given. 
4.1 System Model 
1-'igurc 2 indicates the proposed system model. The basic 
bnildinfl block is a cell wid c h is compo:;cd of subcnll:;, which 
t h c m s o 1 v o s c an h o c e l 1 s , n n d p r i m i t i v e s w h i c h ill' e t h c h o t tom o r 
lowest level cells which ore not further decomposed. 
Each coli is composed of 11 unsic pnrts. 
1. Cell Bounding Dox (Polygon) 
2. Cell primary input ;md output pins or l/0 pins and 
subccJl pins 
3. Subcell or primitive references. 
4. Net (external and internal) and their associated pins 
The primitive has pnrts 1, 2 und I! only and docs not rnforonce 
other coils or primitives . 
The cell bounding box or poly!)on is the !J<Hllltctricnl 
enclosure of the physical cell. The cell primary inputs or 
outputs arc tho poiuls which join the boundill!J lrox l.o the 
external nets. The inlel'nal nets ,join the :;uiJccll nnd p•·i•,tltivos 
to other suhcclls or primitives hut do not inlerraco to the 
external pnrts of the cell. The s uhcell s nrc them:;nlves cells 
which make up tho higher level cell. The primitive~; arc thn 
281 
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lowest level cells which arc composed of explicit lof!iC 
descriptions and physical ncoJuctric descriptions 
primitive. Note that a coil C:iln also ben pri111itive if 
lof!icnl :functional (hnhavioral) description in terms 
inputs, outputs nnd stntes nnd/or is explicitly defined 
o:f its physical geometry. 
4.2 Logical and Physical Descriptions 
283 
function 
o I' the 
it has a 
of its 
in terms 
Tho cell defined in section '1.1 can have both u logicnl 
description in terms of its nets (pins and subcells) or its dual 
model which is subcells (pins and nets) and a physic:nl model 
which represents tho physical nnomotries of several not 11tions. 
Ench physicnl de s cription can he thounht of ns a notationnl 
description or representation. Figure 3 indicates 'l possible 
notations that might IJu useful to n dos i gner in Vl.SI wo•·k. Tho 
logic schemntic notation for ench of the '1 pnrts of " <:ell is 
shown in terms of its physical descriptions. i.o.: n houncll.ng 
box, n dot for nn 1/0 pin, a line for a cell rwt nnd n 
geometrical symbol representing the subcells . 
Likewise, other notations such ns "stick", or electrical 
have explicit physicnl descriptions for each piece of 11 cell. 
For VLSl work tho physical mask notation is most use"ful ils this 
represents tho physical set of rectangles, boxes, ,,ncl polynons 
and that make up the ncomctries of n VLSC mnsk. Other 11otntions 
o r m i x e d no t a t i o n s co u 1 d 11 e c •• p n IJ l n o f he i n !1 d c s c r i be d a s J o n g as 
they contain the 4 basic parts of n cell. 
4.3 Our Machine (OH) Hierarchical Description 
At this point nn example of a hierarchical description of the 
Coltech, OH data chip i s presented . figure 4 indicate s the 4 
level hierarchical structure for the ··ow• dntn chip. Shown for 
each level is the numl.Jer of cells/level nru.l the estimated nurnhor 
o f roc o r d s I c c 11 . . Tab 1 n 3 i n d i c ,, t c s an e s t i 111 a t c o f t h o to t n 1 
d il to b n s c t• c cor cis r e q u i t· e d t. o s to r o n 11 c c 11 s and a l so i 11 d i c n t c s 
the totnl nurnucr of records if all dilta in nll cells wns 
expanded. !1. 6 to 1 hiorarchical dntn compress ion rnt.io rcsul ts 
for this "OH" example. Table 4 indicates the estimated number 
o:f records for cnch data sot. 
5.0 Doto Base Structure 
Figure 5 outlines a proposed truu dnta haso structurn for Vl.SI 
D/1. design. Tho boxes in the st1· ucturo rop1·t1Sont intlivitlunl datn 
sets. !1. dnta set is n collectiou of data records in n file 
usually organized on a sot of keys. Index sets, which nrc 
collectipns of r e cords poiutiug to data set records, nrc s hown as 
circles and could IJe applied to cnch dntn set for fot:>t look-up 
purposes. The dnta base structu1·e is divided into Z mn.jor areas: 
the logical dcsinn and the physicnl/!Jrnphic design. The physical 
design is complementary to the logical in the sensa that each 
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FIGL1RE #4 
HI [P.ARCH I CAL "OM" CHIP MODEl 
CELL USED RECORDS 
r
11ES.CBJEI.10.1_ .. L£YEl._ LLLEVELS .. /cELL_ . 
CHIP LEVEL 1 1 ~82 
22 E52 
~INOR - !LEVEl 3 17/37 353 
fUNCTIONS 
'3As I c (ELLS l.f."F.L lJ 3/151) 9,7 
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TAilLE f-3 
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l!82 
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13050 
LJ0937 
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TABLE !14 
E.Sl.l.Jjf\TED RECORDs..LiEVEI FOR "OW' CHIP 
NUMB ER OF LEVELS FOR CHIP >> 
DIFFERENT SUPJ-'IODULES AT LEVEL 1 >> 
SUBI"'DULES PER t"CDULE AT LEVEL 1 » 
NETS PER VODULE AT LEVEL 1 > > 
PINS PER I'ODULE AT LEVEL 1 > > 
GT Pi:R I"'DULE AT LEVEL 1 
RULES PER I"''DULE AT LEVEL 1 » 
DIFFERENT SUBI"ODULES AT LEVEL 2 » 
SUBI"oODULES PER t"'DULE AT LEVEL 2 » 
NETS PER t"ODULE AT LEVEL 2 "'> 
PINS- FER f.'CDUlE !IT LEVEL ?. >"' 
GT PER mDULE AT LEVt:L 2 » 
RULES PER I"'DULE AT LEVEL 2 "'> 
DIFFERENT SUBMODULES AT LEVEL 3>> 
SUBMODULES PER MODULE AT LEVEL 3>> 
NETS PER I"''DULE AT LEVEL 3 » 
PINS PER l"ooDULE AT LEVEL 3"' > 
GT PER I"'DULE AT LEVEL 3 » 
RULES PER t"'DULE AT LEVEL 3 » 
DIFFERENT SUBI"'DULES AT LEVEL 4 » 
SI.Jl3t"ooDULES PER f''ODULE AT LEVEL 4 » 
NETS PER I"'DULE AT LEVEL 4 > > 
PINS PER I"'DULE AT LEVEL 4 » 
H PER I"'DULE AT LEVEL 4 > ;. 
RULES PER t"oODULF. AT LEVEL 4 > > 
4 
22 
'Z2. 
100 
29) 
100 
10 
37 
17 
150 
95 
100 
10 
150 
3 
70 
JJO 
100 
10 
0 
0 
10 
27 
40 
10 
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logical quantity relative to a cell contains one or morn physical 
descriptions i.e. nets have physical pad sizes <tud shapes, 
etc. Treating each physical quantity in the data ba~e <ts n part 
of" the notation systc111, nllows multiplp physical clcscriptions f"or 
one logical description. 
5.1 Cell Data Set 
The cell logical tlnta set contain!i all the g1ob<tl data items, 
such as number of sul.lcclls, in the cell or whether a cnll is a 
primitive. This top level dilta set is the entry point to each 
user pronrnm in th.1t all suhcclls which arc of intc•·e:o;t cnn he 
derived in a top down fashion from the hi!Jlwst level cnll. Only 
those levels in the desir1n hierarchy which nrc of jnlt: t·est need 
be acccsset.l. For instance, if a simulaLJon o[ a VLSl chip .1t its 
next lowest level is necdcH.I, then only 1 level down in the 
h i e r a r c h y n c c d b c n c c c s s c d . I'" i !I u r c G i n d i c a l c s a b 1 o c k d i a fll" am 
of" the OH Llntn chip. The chip is hrolt r.n down into 2?. subcells. 
I f" a l o !l i c p r i m i t i v c f 11 n c t i on al des c r i p t ion w ,, s w .- i tt en r o ,. n n c h 
of" these subcells in teJ'lllS of its input, output nnd :;tales, then 
tho chip could he simulated in tel'ms of its 22 pieces. J.ikewi~e, 
if" a lor~ic primitive f unctionnl description wns written ror the 
chip, 1.hen this description could be simulated nutl compnred 
against the simulation of its 22 pieces to verify cons i.:; Leney of 
tho logicnl desir~n . This technique cnn bu a useful in t.lc:sinn 
v e r i f i c n I. i on n n d t . h n d n t a l.l il s e c n n h o us 'J the 1 o !J i c a 1 fun c t ion a l 
description in the rules data set. 
5.2 Subccll Data Set 
The subcell lo!Jic data set will hold all the refr.rc:u c es to 
s u b c e 11 s o r p r i m i ti v e s w i t hi n a f1 i v en c e 1 l. II i r. r n n : h y i s 
dcvelopoll by iternting back to the cell level for each :.ubcell to 
find its associated pieces. 
5.3 Comment Text Data Set 
This data sot is intended to be a user comment t(:xt :file. 
cell 
o:f 
Possi lllc uses for this dntn set could 
spcci:fications at tho n e xt hinhcr level, user 
tho design or design status of the cell. 
be to s to l " n 
documentation 
5.1 Nets/Busses Data Set 
The nets/busses logic data set will contain all nets 
cell. Not typos can be extcrual, those touchill!l 
bounding box or internal, those which do not connect to 
I/0 pins. 
5.5 Pins Data Set 
inside a 
Lhn cell 
nx tnt· nal 
The pins logic data set will house all the pin related tlillil in 
each cell and tho associated explici t pin information for each 
28 9 
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subcell within a cell. 
5.6 Rules Data Set 
The rules logicill and physical data se t would nl1ow a c:nnl imane 
descrjption of the rulf!S for cnch level or nolaliou llw u se r 
wishes to employ . The l<III !JUu!JO for each or the se rule s 11olntions 
can bo nat Ill" ill to that no tilt ion. l"o ,. ex amp l c, the mn s k phy s i en l 
notntion would employ n tlnsinn rule chock lilllflllil ~Je which would 
outline the lll! s inn rules for inter ;mel intra layer spi1cinf1S. The 
electrical notation would house rules simiJnr to l.l1o~il.! for 
circuit simulntors such ns HSINC or SPICJ·: nnd could c:ontaiu 
exactly those languages. Tho "stick" notiltion could contain 
spacin!J rules relative to onch line in n stick drilwin!l nnd the 
logic notation rules could contain the functional description of 
the primitive in terms of its inputs, outputs and stato. 
5.7 Graphic Textual Data Set 
This data set houses the graphic textual data for one of the 4 
physical parts of a cell. 1\ grnphic textual langunnn could be 
standardized across all notation types or could be specific to a 
notation. Languages similnr to CIF [2], and lCLlC (J] could bo 
used to describe the physical geometries of a cell. 
5.8 Graphic Drawn Data Set 
The grnphic drawn dalo snt storr.s tho user drnwn data 
representing one of the 1 physical parts of the cell. 1\ user 
COJJld sit in front of an inte1·active storage or refre s h tube and 
physically draw a primitive structure, a net trnck, n cell 
bounding box or a cell pin ond expect this polygon dnl.n to be 
stored :for lntnr usc. Figure 7 indicates !Jrnphic tnxtunl ilntl 
graphic drawn data. )lothods for lronslatin!J from grnphic \.(~xtunl 
data to graphic drawn dotn nrc we ll known since thi s is a 
one-to-many transformntion . Tran5lating f•·om gr<•phic drawn to 
grnphic textual is more difficult since this is a many - to- one 
transformation requiriii!J some form of pattern rec:o!jnit.i.on. 
Recognition of step ond repeal patterns would ~c very clifficult 
in this reverse translation. The JHllt.orn roconui tion fli'O c t: s s is 
needed in VLSI design for determining a transistor or gnte from o 
sot or polygons. 
6.9 Dota Daso Size ~stimntos 
One important nspect of the t•roposed data hase is how lnl'fiC will 
11 bocome for o chip of lOOK dovices. Tn bll!S G <llld G J"c:lulc to 
tJI.o data shown in Tabla 2 nnd iullicalcs dal<l set si?.os fo1· ench 
of tho data set typos described . Tho kr.y concept ltnrt! is tho 
hierarchical structure of the dnta bil50 ond nllowlng mH:essary 
data to be carried only once in ony one cell or primitive . 
Assumptions in tho calculation of set sizes: 
291 
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FIGURE 7 
GRAPHIC TEXTUAL DESCRIPTION 
POLYGON Xl Yl X2 Y2 X3 Y3 X4 Y4; 
COMPUTER-AIDED DESIGN SESSION 
y 
L.W. Leyking 
GRAPHIC DRAWN DESCRIPTION 
<Xl Yl) <X2 Y2) 
X 
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TABl£ 5 
ESTWATES OF DATA SIT SIZES IN A VLSI DATA BASE* 
FoR lOOK DEVICE CHIP 
ESTJtiATFJ) rJ:CORD ESTW.Il.TED TOT.II.L RECflRDS 
U~TA SETS SIZE <CHARS.) FoR lOOK DEVICE CHIP TOT!l.L CHARS . 
CELLS.·& PRH1ITIVES 189 Tl6 121474 
W'i"''ENT TEXT 98 1320 1291360 
NETS 39 13?.00 5llL8CYJ 
PINS 6'~ 3561JO 212001960 
SUBCELLS 53 1320 6919ffi 
Ruu:s 90 LISOO 405100J 
GRAPHIC TEXTUAL 98 800J 78f.l)JX) 
GRAPtll c DRAI'.'N 20 lRXJJ 3201())J 
TOTI\lS 661 
* INITIAL ESTIW\TES ONLY - NOT DEEMED ACCURATE 
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T.l\BLE 6 
ASSUMED AVER~GE SIZE OF EACH CELL 
DATA BASE ITE~~ 
CoMMENT TExT 
NETs/BussEs 
PINS 
Sl)BCELLS 
RULES 
GRAPHIC TEXTUAL 
GRAPHIC DRAWN 
COMPUTER-AIDED DESIGN SESSION 
20 L1 NES 
200 
QUANTITIES 
2.5/NETS + 40/CELL = 540 
20/CELL 
200 LINES/PRIMITIVE, 20 LINESIMODUL 
500 LINES/PRIMITIVE, 100 LINES/~OCG 
1000 LINESIPRIMITIVE, 200 LINES/MPD U" 
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INVERTER ELECTRICAL DRAWING 
DATA STRUCTURES 
INVERTER CELL <IC) 
t-- - - -·- ~r-: -VDD-·- -~ 
I 
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1t'---_CELL 
,( BOUNDING POLYGON I 
10 
--, 
I 
I 
I~-1,PX 
,_o..J 
I Tl 
I 
--' 
T2 
21 
I 5 
I _:tG~ID I 
I 1-f I 
- - - - - YL '- - !_ - - - I , ___ J 
FIGURE 8 
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FIGURE 9 
COMPUTER-AIDED DESIGN SESSION 
L . W. Leyk ing 
10 15 20 
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DATA SET 
CELL 
SUB CELLS 
DATA 
INVERTER CELL 
DATA BASE DATA 
CELLNAME CINVERTER CELL - IC) 
INPUTS C1~2) 
OUTPUTS C0~3) 
PRIMITIVE CNO) 
SUBCELLNA~1E SUBCELL UNIQ 
p 1 
p 2 
p 3 
PX 1 
py 1 
T1 1 
T2 1 
~ABLE 7 
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SUBCELL LOG COMMENT 
I 
I 
-3~ -2 I PAD 
6~ 22 PAD 
6~-10 PAD 
-2~-10 PAD 
O~ 13 PAD-DOUBLE 
5.5~ 17 DEPL TR.l\N 
1~ -3 ENH TRAN 
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DATA SET 
NETNAf'1E 
NETS 
VDD 
OUT 
IN 
GRND 
N1 
CELLNAf'iE 
PINS 
IC 
IC 
IC 
IC 
T1 
Tl 
T1 
T2 
T2 
T2 
p 
p 
p 
PX 
py 
py 
IINERTEe CELL 
DATA BASE DATA 
DATA 
NET CLASS 
PO HER 
EXTERNAL LOGIC 
LOGIC 
POHER 
INTERNAL LOGIC 
UNIQ 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
1 
2 
3 
1 
1 
1 
TABLE 8 
COMPUTER-AIDED DESIGN SESSION 
L.W. Leyking 
fl. PINS PINS 
2 1.,10 
4 3.,7 ~8~11 
2 2~6 
2 0~5 
2 9~4 
NET NAME PINID 
GRND 0 
VDD 1 
IN 2 
OUT 3 
VDD 10 
Nl 9 
OUT 8 
OUT 7 
IN 6 
GRND 5 
GRND 0 
VDD 1 
OUT 3 
JN 2 
Nl II 
OUT 11 
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DATI\ SET 
GRAPHIC 
TEXT 
I CELL 
NOT/\T I ml 
PHYSICAL 
POLYGONS 
(MASK) 
INVERTER CELL 
DATA B.l\SE DATA 
DATA 
CELL PART TEXT 
CELL POLYGON ((-2.-10)., (2.,-10) ..• ); 
BOUtiD I NG 
POLYGON CD 
CELL 
PRIMARY 
PINS (2) 
l 
SUBCELLS 
(3) 
l 
NETS (LJ) 
CALL Pl; 
CALL P2; 
CALL P3; 
CALL PX: 
CALL PY; 
CALL T1; 
CALL T2; 
VDD - NONE 
OUT- POLYGON ((7.,-6)., (9., -6)., 
(9 .. 17)., (8 .. 17)., 
(8., 1LO., C7., 110 .. 
(7" -6))., 
IN- POLYGON ((0.,-6)., (2 .. -6)., <2 .. -5) 
(5.,-5)., (5.,-3)., (0., -3)., 
(0.,-6)); 
GRND - alONE) 
N1- POLYGON((3.,18) .. (5.5.,18)., <5.5.,2J 
(3,21)., (3 .. 18)); 
TABLE 9 
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DATA SET 
RULES 
.UIYE8IER CELL 
DATA BASE DATA 
RULE I D 
1. FUI'lCTI ONAL 
SII'IULATJON 
2. ~1S II'IC 
ELECTRICAL 
SIMULATION 
3. DESIGN RULE 
CHECK 
q. DH1ENSIONAL 
ETC. 
DATA 
RULES 
OUT = TIL 
DELAY = IONS; 
T1 = BDEP; 1AJ lA; 
T2 = BENH; 4AJ 1A; 
TOL = .01 
VDD = 5VOLTS; 
VIN = 5J400NJOJ 410N; 
TIME = lONJ 300N; 
PLOT = VOUT COJ3)J 
VIN <OJ2); 
DIFFUSIO~ = 2A; 
POLY = 2A; 
POLY TO DIFFUSION = IX; 
METAL = 3X 
METAL TO r1ETAL = 3X; 
ETC. 
X = 2 
TA E 10 
COMPUTER-AIDED DESIGN· SESSION 
L.W. Leyking 
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1. Only 5 levels in hicrn•·chy for Sillnple hypothetical chip. 
2. Primitives compose~ of 2 - GO transistors 
3. NumlJCr of typical !iuhcclls at ench level in hier.,rchy as 
shown in Table 2. 
Table 5 points out that over ~ 1/2 million characters of stornge 
would bn needed for a chip of lOOK devices. 
6 . 0 Sample Data Mapping of an Inverter Cell into Proposed Datn 
Dase 
Figures 6 and 9 indicate simple inverter cell electrical nnd milsk 
drawings. Each subcell oud node is numbered to allow 11 net list 
to be constructed. 
Tables 7-10 indiciltc the outljJH! of tho data b«sc dat.a for cnch 
solcctcd data sot as dosc•·ihcd earlier. 
It wo-uld appear that a simple data lHlSO model and structure 
as described, used in n hier•u·chicnl fnshion, would suffice for a 
Design Automation System. 
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